


APR, 2009



# **Technology progress of advanced gate stack and reliability issues**

Rino Choi

Inha University





## Objectives

- 🟡 **Scale electrical (equivalent oxide) thickness of SiO<sub>2</sub> dielectric**
  - 📄 Maximize I<sub>on</sub> at a tolerable I<sub>off</sub>
  - 📄 Little or no mobility degradation
  - 📄 No reliability impact (TDDB, QBD, NBTI, hot e)
- 🟡 **Scale L<sub>g</sub> to maximize performance gain and minimize delay  $\tau$**   
(worsens Short Channel Effects)
- 🟡 **Minimize depletion from (poly-SiO<sub>2</sub> electrode**
  - 📄 Adds to electrical thickness of gate dielectric


# High-k/metal gate solution I

## Transistor Process Flow



- In Feb, 2007, INTEL announced that it has implemented two materials-high-k dielectrics and metal gates for the technology
- In IEDM 2007, Intel presented dual replacement gate process for metal gate with extremely improved pFET performance

# High-k/metal gate solution II



- In 2007 VLSI, SEMATECH published a novel high-k integration scheme using SiGe for PMOSFET for Vt control



# Outline

- Overview of technology progress

- ▣ High-k Dielectric scaling
- ▣ Metal gate electrode

- Reliability methodologies and status

- ▣ Charge trapping and BTI
- ▣ Breakdown




# New materials require new methodologies

Dipole formation, pinning?  
( $V_{TH}$  controllability issue)  
→ Complicate to measure  
effective metal work function

Complex fixed charge  
distribution → Complicate to  
measure effective metal work  
function

Heterogeneous interface  
Leakage or breakdown  
path??  
Different fringe field  
behavior



Transient charging effect due to relatively  
higher bulk traps

Dipole formation  
Screening effect on remote  
phonon scattering

# Demand on new methodologies

- **Metal gate/high-k gate stack devices have physical and electrical properties different from conventional polysilicon/  $\text{SiO}_2$  gate stack devices**
  - *Dielectric stack consists of multiple layers*
  - *Smaller bandgap and bandgap offsets*
  - *Influence of metal electrodes*
  - *Transient charging effects (TCE)*

**⇒ Hard to import and apply  $\text{SiO}_2$  test methodologies**  
**⇒ Needs novel methodologies to decouple contributions from different components of the gate**



# Winner should be ....

From Bin Yu's publication in ICSICT

- Simple and low cost manufacturing than silicon CMOS chip
- Intrinsic potential to improve chip performance by orders of magnitude – not only a diminutive or incremental difference
- Feasibility to achieve super-high integration density – greater than  $10^{10}$  transistors or other computing components per circuit
- High reproducibility to manufacture
- High reliability – at least comparable to silicon chips in terms of key component lifetime
- Remarkably lowered power dissipation



# Acknowledgements

- Former colleagues in SEMATECH
- Prof. Hwang's group in GIST
- Prof. Neugroschel in UF