

US Korea NanoForum April 2009

Accelerating the next technology revolution

CMOS Scaling for the Next Decade and Emerging Technologies:

SEMATECH Perspective



Prashant Majhi Front End Processes, SEMATECH





Copyright ©2008

SEMATECH, Inc. SEMATECH, and the SEMATECH logo are registered servicemarks of SEMATECH, Inc. International SEMATECH Manufacturing Initiative, ISMI, Advanced Materials Research Center and AMRC are servicemarks of SEMATECH, Inc. All other servicemarks and trademarks are the property of their respective owners.

SEMATECH's 20-year Evolution





Today:

SEMATECH is non-profit research & development consortium with global membership of chipmakers, suppliers, universities, and governments to drive technology commercialization.

Generic MOSFET Scaling

Trends/Innovations





(options)

& Beyond

32,22,16















Key Innovations

- Uniaxial Strain
- Scaled Oxynitrides
- NiSi (doped)
- SOI / SOA

• High-k / Metal Gates

- Strain Additivity
- Millisecond Anneals
- Low K Spacers
- Dual WF silicides
- Dopant Seg. Schottky FE
- Non-Planar FETs
- High Mobility Channels
- STEEP Devices
- Novel SRAM concepts



SEMATECH CMOS Activities





Non-Planar Devices: Similar Module Challenges & improved SCE



R. Harris, P. Majhi (SEMATECH), Stanford workshop on MUGFETs, 2007;SEMICON 2008



Key Challenges with High μ Channel Materials

Group consensus in SEMATECH hosted workshop "New Channel Materials for Future MOSFET Technology" Dec '06-07

Challenges with Ge devices

- 1. Short Lg demonstration
 - BTBT due to low Eg?
 - Compete with strained Si
- 2. CMOS ?
 - NMOS: practical or fundamental barrier?
- 3. Gate Stacks
 - scalability
 - reliability
- 4. Heterogeneous integration on Si
 - selective epi?

Several Other Challenges w.r.t Metrology, Process Challenges...

SEMATEC

High Mobility Materials on Si Platform





- •Thin below critical thickness
 - Low defect density
- Can be used for SiGe, Ge, III-V
- Confine inversion layer

[Critical thickness of SiGe-on-Si]



© D.J. Paul, University of Cambridge 2006 Information provided by: dp109@cam.ac.uk



Short Lg MOSFETs on Ge Based Channels: Ion and Ioff Control





Planar and Non-Planar Si/SiGe/Si QW pMOSFETs



- Best reported short Lg pFET (Ion/Ioff ~ 5e4 !) devices with high Ge%. Better than stateof-art Si on power / performance metric
- Also demonstrated concept in scaled non-planar scheme

SEMATEC

Ge "N"MOS Issue: "Is it INTRINSIC ?"





Dit/Nit

 High Dit/Nit near Ec
 But what about GeO2?

• Low SSL and High diffusivity, and hence poor shallow junctions -What about milli-sec anneals ?

• Fermi-Level Pinning at Ev and hence high Schottky Barrier Height for n-Ge.

-What about SBH modulation techniques

- what about Germanides ?

Key Challenges with High μ Channel Materials

Group consensus in SEMATECH hosted workshop "New Channel Materials for Future MOSFET Technology" <u>Dec '07-08</u>

Challenges with III-V devices 1. III-V on Si **PMOS** 2 3. Scalability 4. Enhancement mode

5. Gate Stacks

Several Other Challenges w.r.t Metrology, Process Challenges...



Classification of III-V FETs Being Evaluated



W. Tsai, P.Majhi, New CMOS Channel Materials, ITRS on-line workshop, July 2008

III-V FETs Grand Challenge: Short Channel Performance (Del Alamo et.al IEDM 2007)





Kim, IEDM 2007









- I_{ON}-I_{Leak} characteristics better than 65 nm CMOS at 0.5 V
- Excellent scaling behavior of gate delay down to 40 nm
- 1.6X higher source injection velocity than Si at VDS=0.5 V
- NEED high-k for loff control; and Rext (eliminate resistance contribution from barrier layer)

Manufacturable and Scalable Gate Stacks on InGaAs





- Lowest CET devices on III-V to-date
- Ability to tune Vfb with Metal work function
- Surface channel mobility needs improvement (currently ~ 2000 cm2/v.sec)

CMOS Scaling Enabled by New Materials and/or Architecture



Device Evolution and Challenges Can happen Gate as early as 2013 SiO2 SiO2 2007 mproved Electrostatic Nanowire/Nanotube **Conventional planar** Trigate FET Very conventional Many fundamental processing (being material issues to overcome done in 300mm Fab) chirality issue positioning issues (require >10 billion gates) C-nanotube Gate Drain OUL Drain Source U) Si Tri-gate Architecture

R. Chau, VLSI 2005



SEMATECH Extensive R&D Network



- University Network: 80+ schools
- Examples: MIT, Stanford, Berkeley, UIUC, CMU, GATech, UT Austin
- Students completed (or completing) their PhD research: 27
- Co-authored papers = 180+
- Jointly arranged conferences, workshops = 9

National Lab Network:

- BHNL Synchrotron XPS, XSW
- LANL Neutron SANS, SPEAR
- ORNL HR TEM
- ANL Ferroelectric, piezoelectric
- Sandia MEMS
- NIST FTIR, 1/f Noise, XRD





Austin, TX: Home of FEP, Emerging Technologies and ISMI

Premier user of 68,000 sq. ft. class 1 clean room for 200/300mm wafers

R&D of advanced materials/structures

Albany, NY: SEMATECH North Funded by State of NY Home of Lithography, 3D Interconnect, Metrology and FEP



300,000 sq. ft. class 1 clean room State of the art tools for 300 mm wafers

Summary



- CMOS Scaling is feasible only with New Materials (Highk/Metals, Dual/Engineered Silicides, SiC/SiGe S/D, Non-Si channels).
- Numerous challenges facing CMOS Scaling, but numerous opportunities as well. With intense and focused research (industry- academia) these challenges are surmountable !
- SEMATECH evaluating use of its well recognized skill base to execute emerging nanotechnology R&D agenda in:
 - NEMS, Sensors, Energy, Biotech, Photonics, III-V structures
 - Electrical characterization and failure analysis
 - Centered around univ network with faculty / students participation