

# **RTD-based High Speed and Low Power Integrated Circuits**

2009. 04. 27

Kwangseok Seo Seoul National University



### □ Introduction

- **RTD/HEMT Integration Technology**
- □ RTD-based NRZ-mode D-F/F
- □ MOBILE Using only RTDs
- □ Lateral Scaling of RTD Area
- **u** Summary



- Various extensions of the MOBILE (MOnostable-to-BIstable transition Logic Element) concept with *reduced circuit complexity and power dissipation* have been proposed
  - Static binary frequency divider : 34 Gb/s operation with under 10 mW power dissipation
  - Multi-valued logic circuits : Various multi-valued logic circuits utilizing multi-peak characteristics of series connected RTDs
  - Threshold logic gates : Linear and multi-threshold threshold logic circuits





- □ MOBILE for high-speed optical communications
  - 80 Gb/s operation with 7.68 mW power dissipation using UTC-PD
- MOBILE using molecular RTDs
  - Latch, shift register, Boolean logic, and memory array have been proposed
- Co-integration of RTDs with CMOS
  - SRAM memory cell was demonstrated
  - InP-based RTD on Si substrate was demonstrated





## **Process for InGaAs RTD + 0.1 µm HEMT Integration**





### **MOBILE-based NRZ D-F/F**

- Limit of MOBILE
  - RZ-mode operation Incompatibility to conventional NRZ –mode logic circuit
- MOBILE-based NRZ D-F/F
  - Non-Return-to-Zero operation by combining original MOBILE with set/reset flip-flop



Large increase in circuit complexity & power consumption compared to original MOBILE

→ Need new circuit topology which inherits MOBILE's merits with NRZ mode operation

#### **Conventional MOBILE configuration**

#### A New RHS/RHP Logic Element



Advantages of Newly Proposed RHS/RHP Logic Element

- <u>High-speed and low-power operation</u>
- <u>Reduced circuit complexity</u>

Compatibility to the conventional digital ICs – NRZ-mode operation

<u>Reduced clock loading</u>



### **Measurement Results**



< Microphotograph of the fabricated IC >

#### (Single)

- Operating Speed : 36 Gbps
- Power Dissipation ~ 2.5 mW
- Device count : 4 ( 2 RTDs and 2 HEMTs)

#### (Differential)

- Operating Speed : > 12.5 Gbps
- Power Dissipation ~ 10 mW
- Device count : 9 ( 4 RTDs and 5 HEMTs)



#### < Measured output waveform at 12.5 Gb/s >



< Measured eye-diagram at 12.5 Gb/s >



## New CML-type RTD/HBT NRZ D-Flip Flop - KAIST

#### Circuit Diagram



Measurement result at 38 Gb/s
 Input=1010110011001010



Micrograph of the fabricated •Eye-diagram result at 36 Gb/s
 NRZ D-Flip Flop





• For the first time, the CML-type RTD/HBT NRZ D-Flip Flop with differential output has been proposed and fabricated.

- Operating Speed : 36 Gb/s, Output swing : 125 mV<sub>P-P</sub>
- Power Dissipation in Core : 20 mW
  - cf.) Conv. HBT D-FF : 0.5~1.0 W

RTD/HEMT NRZ D-Flip Flop : 12.5 Gb/s (NTT)

(2007, EL)

In this work, the CML –Type RTD/HBT based High-Speed/Low-Power NRZ D-Flip Flop with differential output has been developed.



## **Measurement Results of Multiplexer - KAIST**

#### Circuit Diagram of MUX IC core



 Microphotograph of the fabricated 2:1 MUX IC



Eye-diagram results



#### Measurement results (@ 45 Gb/s)



- Operating Speed : 45 Gb/s, Output eye opening: 60 mV<sub>P.P</sub>
  Power Dissipation in Core : 22.5 mW
  cf.) Conv. CMOS & HBT MUX : > 100 mW
  - MUX. IC fabricated by KAIST HSNL's process technolog
  - Test system set in the KAIST HSNL
    - $\Rightarrow$  Confirmed operation speed at 45 Gb/s

(2008, IEEE Nano Conference)

For the first time, the CML-type RTD/HBT based 2:1 Multiplexer has been developed.





• To fully exploit high-speed/low-power characteristics of RTDs, MOBILE using only RTDs is designed and demonstrated up to 40 Gbps with very low-power dissipation about 0.86 mW

• *Minimum power-delay product of about 22 fJ was obtained by considering AC current effect of MOBILE and designing MOBILE using only RTDs without TRs Cf.) 42 fJ using RTD/Schottky diode, 48 fJ using RTD/HEMT, and 96 fJ using RTD/UTC-PD* 



### **Comparison of D-F/F Performance**



 Minimum power-delay product of about 22 fJ was obtained by considering AC current effect of MOBILE and designing MOBILE using only RTDs without TRs
 Ref.) 42 fJ using RTD/Schottky diode, 48 fJ using RTD/HEMT, and 96 fJ using RTD/UTC-PD



### Flash ADC using MOBILE-based MVL



- Flash ADC is the fastest ADC topology
  - Limit of resolution bit due to device count ( 2<sup>n</sup>-1 )
- □ Using RTDs, device count can be reduced
  - 2-stage operation
  - Increase in circuit complexity due to encoding circuit
- Using the proposed literal gates, ADC can be implemented more compactly
  - 1-stage operation with n literal gates

# **Universal Literal Gate Based on Proposed MOBILE**



[Circuit configuration of the proposed universal literal gate]

21 Frontier R&D Program

[Comparison of literal gates]

Previously reported MOBILE-based logic circuits utilize NDR characteristics and multi-peak characteristics for the switching

→ Need increased circuit complexity to implement complex functions

Universal literal gate based on the proposed MOBILE can be implemented using simple circuit configuration by utilizing NDR characteristics and multi-peak characteristics for both switching and current modulation



### **3-bit Flash ADC Using Proposed Universal Literal Gate**







0 0

[Measured output waveform at low freq.]

1

0

Fs = 25 kHz

LSB

0

1

#### [Circuit configuration]

[ Microphotograph of the fabricated Circuit ]

- 3-bit flash ADC using only RTDs
- 3-bit ADC was designed using the proposed MVL circuits using only RTDs
  - 15 devices (10 RTDs and 5 resistors)
  - ~ 5.2 mW power dissipation (core circuit)

• Designed flash ADC circuits exhibit advantages in terms of <u>device</u> <u>count</u>, <u>circuit complexity</u> and <u>power dissipation</u> with respect to the previously reported circuit.



## K/Ka-band Differential-mode RTD/HBT VCO - KAIST



In this work, the RTD/HBT based Differential-mode VCO has been developed



## Nano-scale RTD Fabrication – Dry etching





### MOBILE using Nano-scale RTDs



MOBILE operation and MVL operation using 200 nm-scale RTDs were confirmed
 Core size : 0.8x1.4 µm<sup>2</sup>, Measured DC power dissipation ~ 6.6 µW





- Next Generation CMOS



## **Potential of III-V Devices for more than Moore (II)**





RTD-based high-speed and low-power circuits with reduced circuit complexity are designed and demonstrated

- 36 Gbps operation of NRZ-mode logic element using only 2 HEMTs and 2 RTDs
- 40 Gbps operation of RTD-only MOBILE with power-delay product of 22 fJ.
- 3-bit ADC circuit with reduced circuit complexity (using only 15 devices) based on the newly proposed universal literal gate.
- 45 Gbps, 22.5mW operation of RTD/HBT CML-type 2:1 Multiplexer
- □ Nano-scale RTD fabrication was demonstrated.
  - To fabricate nano-scale RTD, quasi-planar fabrication process with low-damage dry etching is developed.
  - 50 nm scale RTD with high PVCR of 4.7 was successfully demonstrated.
  - MOBILE operation and MVL operation using 200 nm-scale RTDs were confirmed.
- Advanced process techniques such as neutral beam etching, MOS-like passivation or selective epitaxy are necessary for nano-scale RTD ICs.
- **RTDs' are still promising for high speed & low power nanoscale ICs.**



# Thank You for Your Attention !

# Any Questions ?