

# Nano-HEMTs Fabricated by utilizing Ne-based Atomic Layer Etching

S.H. Shin<sup>1</sup>, T.W. Kim<sup>1</sup>, J.I. Song<sup>1</sup>, G.Y. Yeom<sup>2</sup>, and J.H. Jang<sup>1</sup>




Gwangju Institute of Science & Technology  
Department of Information &  
Communications  
Department of Materials Science and  
Engineering  
SKKU

# Outline


- Introduction
  1. High speed electronic devices
  2. Key fabrication processes for Nano-HEMTs
  3. Two step recess technology employing atomic layer etching
- Atomic Layer Etching
  - ✓ Properties of the etched surface (Selectivity, XPS, and AFM)
  - ✓ Characteristics of Vertical Schottky Diodes
- DC and RF Characteristics of Nano-HEMTs
  - ✓ Depletion-mode InAs Composite Channel p-HEMTs
  - ✓ Enhancement-mode InAs Composite Channel p-HEMTs
- Conclusions

# Overview of Ultra-fast Electronic Devices

## State of the Art Electronic Devices




## Record High $f_T$ of III-V HEMTs



< Ref. : Shinohara *et al.* (IPRM 2004) >

# Gate Recess: Critical Process for Nano-HEMT

- Two-step recess for HEMT fabrication
  - 1<sup>st</sup> step: wet etch → n<sup>+</sup> InGaAs/InAlAs multi-layer cap removal
  - 2<sup>nd</sup> step: dry etch → InP etch stop layer removal:
    - Ar-based RIE (Conventional)
    - or Ne-based atomic layer etching (ALET)




<Ref: Suemitsu et al. (IEDM 98)>

- Problems of Conventional Ar-based RIE
  - Low etch selectivity
  - Electrical & physical damage: ← Ion bombardment


# Atomic Layer Etching Technique (ALET)

● Cl<sub>2</sub> gas  
● InP layer




Reactant Feed

Reactant molecules adsorb onto a substrate surface. The etchant does not spontaneously etch the substrate.




Reactant Purge

Excess reactant is purged



Beam Irradiation

An energetic beam irradiates the surface, and surface atoms bonded with reactant are etched off owing to beam-induced chemical etching.




Product Purge

Etching products are purged after which one cycle of digital etching is completed


- The expected advantages of Ne-based ALET over Ar-based RIE
  - The higher etch selectivity (ALET)
  - The lower electrical & physical damage ← Low energy neutral beam

# Etching Property of ALET

## Selectivity of InP over $\text{In}_{0.52}\text{Al}_{0.48}\text{As}$



## Composition of $\text{In}_{0.52}\text{Al}_{0.48}\text{As}$ surface




- Very high selectivity of InP over InAlAs (~70)  
cf) Ar-based RIE (~20)
- Minimal surface modification

# Surface Roughness


## AFM image

Wet etching




7.77 Å

RIE



2.97 Å



ALET



1.37 Å

The smallest rms roughness achieved by ALET process

# Vertical Schottky Diode





RIE:  $\Phi_B = 0.56$  eV,  $\eta = 1.25$

→ ALET:  $\Phi_B = 0.64$  eV,  $\eta = 1.17$





# The Fabricated Devices



# 60-nm Depletion-Mode p-HEMTs


## DC Characteristics



- $G_{M,Max}$  of the p-HEMTs fabricated by the ALET process was larger than that of the p-HEMT fabricated by the Ar-based RIE by 21%  
→ much lower plasma-induced damage characteristics of the ALET process


# 60-nm Depletion-Mode HEMTs

## RF Characteristics




# Enhancement-mode HEMT (E-HEMTs)

- E-HEMTs were fabricated by utilizing buried-Pt gate
  - Gate metal stack: Pt(6 nm)/Ti/Pt/Au
  - Post-annealing was carried out to drive Pt into InAlAs



- $V_T = 0.07 V$
- ALET:  $g_{M,max} = 1.38 S/mm$
- RIE:  $g_{M,max} = 1.1 S/mm$





- $f_T$  of 403 GHz
- Higher  $f_T$  than D-HEMTs

# Conclusions



- The effect of ALET in the two-step gate recess process
  - Higher InP etch selectivity against the underlying  $\text{In}_{0.52}\text{Al}_{0.48}\text{As}$  barrier layer
    - Better uniformity of device characteristics
  - ✓ Less plasma-induced damage compared to conventional Ar-based RIE process
  - ✓ The smoother etched surface
    - Better gate diode characteristics
    - The higher transconductance
    - The lower subthreshold slope
- Buried Pt gate
  - The thinner effective Schottky layer thickness
    - Alleviation of short channel effect
    - Better gate modulation characteristics
  - The higher Schottky barrier height due to the annealed Pt
    - Positive shift of threshold voltage
    - The smaller gate leakage current

# Other Interesting Stuffs !!!


## ■ Ring resonator based Optical Filters and Biosensors



## ■ Oxide Thin Film Transistors



## ■ Single Photon Detector



# Thank You!!



Gwangju Institute of Science & Technology  
Department of Information &  
Communications