

On-demand Micro and Nanoelectronics Using a Fab in a Box Micro Factory

Ahmed Busnaina
아미드 부스내나 교수

William Lincoln Smith Professor, Distinguished University Professor and Director of the
NSF Nanoscale Science and Engineering Center for High-rate Nanomanufacturing,
Northeastern University, Boston, MA

And
CTO

Nano OPS, Inc., Burlington, MA

www.nanomanufacturing.us, www.nano-ops.us



Use One Deposition Process for Several Conductors, Semiconductors, and Dielectrics Using the Fab in a Box Platform

- On-demand chips, interposers, or packages in a few hours
- Multi-material, monolithic, quick turnaround, low cost fab
- No etching, chemical reactions, or vacuum
- Faster than conventional fabrication
- Faster than 3D printing (one circuit layer per minute)
- 25 nm to 1000 microns feature size demonstrated
- Modular, automated ~10 m² system footprint
- Up to a 1000 times reduction in materials use
- Carbon footprint is 10 times smaller



**Semiconductor Foundry
in a Box**

Patented new technology, directed assembly-based printing for printing circuits at the nano and microscale funded by NSF and DoD.

What inorganic and organic materials have been demonstrated?

Material Type	Material	Made nano & micro structures	Sintered at room temp	Sintered at High temp	Devices made & tested
Conductor	silver	yes	yes	yes	passive & active
	copper	yes	yes	yes	passive & active
	gold	yes	yes	yes	passive & active
	platinum	yes	no	yes	passive
	aluminium	yes	yes	no	no
	Tungsten	yes	yes	no	no
Semiconductor	Silicon	yes	yes	yes	active
	ZnO	yes	no	yes	active
	ZnSe	yes	yes	yes	active
	InP	yes	no	yes	no
	GaAs	yes	no	no	no
	GaN	yes	no	no	no
Dielectric	In ₂ O ₃	yes	no	yes	active
	SiO ₂	yes	yes	yes	passive & active
	Alumina	yes	yes	yes	passive & active
	HfO ₂	yes	yes	yes	passive & active
dopants	B+	yes	no	yes	passive & active
	P-	yes	no	yes	passive & active

Inorganic Materials


Room-temperature sintering for inorganic materials, yielding single-crystal or polycrystalline structures, requires the assembly of nanoparticles of 5-20 nm.

Material Type	Material	Made nano & micro structures	Devices made & tested
Conductor	MSWNT	yes	passive & active
	PANI	yes	passive & active
	Graphene	yes	passive & active
Semiconductor	SWNT	yes	passive & active
	C8 BTBT	yes	passive & active
	MoS ₂	yes	passive & active
Dielectric	up to eight different materials	yes	passive & active

Organic Materials




- **Introduction**
- **Additive Mfg. Using Directed Assembly-based Processes**
 - **Electrophoretic Assembly (EPx Platform)**
 - **Fast Fluidic Assembly (FFx Platforms)**
- **Applications**
 - **Printing of metal, fan out, and resistors including EMIBs**
 - **Printing of dielectrics and capacitors**
 - **Printing active devices, and logic gates**
 - **Legacy Electronics**
 - **Sustainable, scalable, and fully automated Fab-in-a-Box**
- **Summary**




How does directed assembly-based printing work?



Inkjet printing



- **Directs a droplet** toward a substrate to form a pattern using many (dots) limiting pattern resolution and fidelity.
- Inherently relies on mechanical accuracy.
- Materials limited to organics and metals



Directed assembly-based printing






- **Directs each nanoparticle** (down to 3nm in size) toward a substrate to form a nanopattern.
- 1000 times faster & smaller patterns than inkjets
- Prints one circuit layer per minute





Electrophoretic Directed Assembly– EPx Platform

Assembled Interconnects






All assembled Nanoparticles are completely fused insitu.

Interconnects Properties



Resistance of assembled interconnects is the same as bulk (electroplated interconnects).


Crystalline Au Pillars



Directly assembled structures properties are equivalent to electroplating, CVD and PVD fabrication.

Directly assembled metallic structures (Cu, Ag, Al, Au, and W, etc.) in addition to semiconductors and dielectrics were demonstrated.



- TEM shows that NPs completely fuse without any voids at room temperature.
- Nanopillars have **polycrystalline** nature.





ACS Nano, 8 (5), 2014.



Fast Fluidic Assembly Process– FFx Platform




SiO₂ substrate – 10 μ m spacing




Fast Fluidic Assembly Process




Convective Interfacial Assembly Process– Clx Platform



Patterning - Lithography



Convective Interfacial Process






Various applications and Geometries

Advanced Materials, 2000747, 2020.



Wafer-scale Additively Manufacturing Single Crystal Semiconductor and Metal

*Interfacial
convective
directed
assembly*





*Advanced
Materials,
2020.*

Room temperature Directed assembly of Ag nanoparticles (5-10 nm) yields single-crystal metal (Ag) nanopillars

Large area Single Crystal ZnO after sintering
of the ZnO nanoparticles

*Fast Fluidic
directed
assembly*




RTP sintering (1000 C for 2 min) of II-VI nanoparticles (50-100 nm) on sapphire yields a single crystal structure throughout.







Additively Manufactured Touch Display at the Micro and Nanoscale


Ag grids for touch display applications



Line width 2 μm



Line width 300 nm



Excellent Line edge roughness
3.7 nm
Using large nanoparticles

COMMUNICATION

Transparent Electrodes



Scalable Printing of High-Resolution Flexible Transparent Grid Electrodes Using Directed Assembly of Silver Nanoparticles

Salman A. Abbasi, Zhimin Chai, and Ahmed Busnaina*





ADVANCED
MATERIALS
INTERFACES
www.advmatinterfases.de

Additively Manufactured Dielectrics

The SEM images below shows Al_2O_3 micropatterns prepared by directed fluidic assembly with a dielectric constant that matches that obtained by CVD or ALD ($\epsilon_d = 7.2$).



X-ray Photoelectron Spectroscopy (XPS) characterization of the Dielectric Layer shows agreement in between ALD and printed films in terms of peak intensities and composition ratios.





- Higher temperature densification and better dielectric properties for the film.
- Cross-sectional shows the oxide film thickness variation between 50 °C and 200 °C annealing.



Additively Manufactured Capacitors on Rigid and Flexible Substrates



- Large-scale fabricated capacitors with a dielectric layer onto sapphire or polymer substrates.
- Each substrate has 640 capacitors with different surface areas of side lengths 20, 50, 100, 500, 1000, and 5000 μm .
- Metal: **Silver**
- Dielectrics: Al_2O_3 , SiO_2 , HfO_2

Capacitors on a sapphire substrate




Capacitors on silicon

Capacitors on a polymer




Characterization of Additively Manufactured Capacitors


- For high-frequency applications, the capacitors need to show reliable performance under high frequency.
- The curve shows the capacitance variation versus different frequencies up to 1 MHz.




20x20 μm
 $C = 857 \text{ fF}$






50x50 μm
 $C = 4.3 \text{ pF}$



1000x1000 μm
 $C = 1.6 \text{ nF}$







5000x5000 μm
 $C = 5.68 \text{ nF}$



Printed Nano LEDs


Printed 50 nm diodes (P-N junctions) using directed assembly-based printing




Printing N-doped and P-doped II-VI semiconducting particles that are self annealed insitu during the directed assembly-printing process to yield printed blue LEDs.

Color	Wavelength (nm)	Voltage (Δ V)
Blue	450-465 nm	2.48-3.72 V







Field Effect Transistor (FET) Using II-VI Semiconductors (NMOS)



800 °C annealing





1000 °C annealing





Channel width varied from 100 nm to 2 μm, length varied from 100 nm to 20 μm

Wafer-level manufacturing of 37,000 transistors exhibiting an on/off ratio higher than 10^6 after annealing.

Additively Manufactured Silicon Transistors (MOSFETs)









A fully additive liquid-based process process to manufacture MOSFETs using dopants inks to make NMOS.




Additively Manufactured Logic Gate Electronics



- Logic gates such as Inverters, AND, NAND, and NOR were printed
- The figures below show the fabricated logic circuits (using PMOS)



Additively Manufactured Logic Gate Electronics using Indium Oxide (NMOS)



Printed Organic, CNT, and 2D Materials Electronics




200nm wide carbon nanotubes transistors

with up to $I_{on/off} > 10^6$


Appl. Phys. Lett. 97, 1 2010

Making devices using 1D and 2D materials:
Heterogeneous SWNTs and MoS₂
complimentary invertors




Nanotechnology, Vol. 23, (2012).

OFET with assembled single crystal C8-BTBT



On/off ratio $> 10^4$ and mobility up to $4.0 \text{ cm}^2 \text{ v}^{-1} \text{ s}^{-1}$


ACS Appl. Mat. Interfaces, 2018, 10 (21).



Printed all CNT (all carbon-based) flexible transistors with on/off ratio $> 10^5$

Appl. Phys. Lett. 117 (13), 133101, 2020.

SWNT NEMS Bi-stable Switch



(b) continuity testing before actuation of the first trench, showing open circuit (c) continuity testing after actuation of the first trench, showing closed circuit (d) continuity testing before actuation of the second trench, showing open circuit (e) continuity testing after actuation of the second trench, showing closed circuit (f) continuity testing of the first trench after actuation of the second trench, showing open circuit.



The Future of Electronics Manufacturing

Any Material
Any Substrate

Minimum Feature Size
20 nm




High throughput
10 – 100x Faster

Cheaper 10 – 100x


Submit your GDS or DXF files, load ink, wafers, substrates and Print devices.

Fab-in-a-Tool: A Fully Automated Nanoscale Electronics Manufacturing Platform



Technological Impact

- Adv. Packaging on demand
- Passive and Active components on demand
- Fast prototyping and development cycle
- Security
- Sustainable
- Material innovation



Acknowledgment

Raytheon



BAE SYSTEMS



DRAPER



flex



CTO@nano-ops.net

To learn more: www.nano-ops.net

